

# Signal Driver/Receiver IBIS Models and Assembly Techniques

# Rashad.M.Ramzan, Ph.D FAST-NU, Islamabad

High Speed PCB Design:Lecture-4

© Rashad.M.Ramzan 2010-11



1

# **Today's Topics**

- Signal Buffer Driver and receiver
  - Standards, CMOS Buffer, Driver, Receiver
  - CMOS Buffer (Tapered)
  - Differential CMOS Driver and Receivers
- IBIS Models
  - Definition
  - Basic Components of IBIS Model
  - Validation and Quality Assurance
- Assembly Techniques
  - THD, Wave Soldering
  - SMD, Reflow Soldering
  - Types of reflow Soldering

# **Common Standards**



Comparison of driver specifications for several common signaling standards.

Γ	Standard	V <sub>DDQ</sub> , V	Voi	τ, ν	$V_{OH}$ , V		$V_{\text{differential}}, \mathbf{V}$		$V_{\text{offset}}, V$		Termination	Driver
			Min	Max	Min	Max	Min	Max	Min	Max	1	
Г	TTL	$5 \pm 10\%$		0.4	2.4						None	PP
ŀ	LVTTL <sup>b</sup>	$3.3 \pm 10\%$		0.4	2.4	· · · · ·					None	PP
	GTL	$1.2 \pm 5\%$		0.4	$V_{DDQ}-0.4$	VDDQ					None	PP
L	GTL		· · · · .	0.4							R to $1.2 \pm 5\% V^{d}$	OD
	HSTL <sup>e</sup>	$1.5 \pm 0.1$	·	0.4	$V_{\rm DDQ} = 0.4$				- 1. a.		f	PP
	ECL <sup>g</sup>	$-5.2 \mp 5\%$	-1.810	-1.620	-1.025	-0.880					'50Ω to -2V	CM
	PECL <sup>h</sup>	$5.0 \pm 5\%$	3.190	3.380	3.975	4.120					50Ω	CM
	LVPECL <sup>4</sup>	$3.3 \pm 5\%$	1.490	1.680	2.275	2.420			1.50		50Ω	CM
L	LVDS <sup>j</sup>	1	0.925			1.474	0.250	0.400	1.125	1.275	50Ω	CM

a. PP - push-pull; OD - open-drain (active pull-down); CM - current-mode

b. JEDEC Standard, "Interface standard for nominal 3V/3.3V supply digital integrated circuits," Electronic Industries Association, JESD8-A, June 1994.

c. JEDEC Standard, "Gunning transceiver logic (GTL) low-level, high-speed interface standard for digital integrated circuits," Electronic Industries Association, JESD8-3. The standard defines unterminated and terminated implementations. GTL is patented.

d. The resistor value is chosen to match the impedance of the system.

e. EIA/JEDEC Standard, "High-speed transceiver logic (HSTL) a 1.5V output buffer supply voltage-based interface standard for digital integrated circuits," Electronic Industries Association, EIA/JEDECS-6, August 1995.

f. HSTL defines driver types I–IV for four cases of unterminated, source terminated, far-end terminated, and far-end plus near-end parallel terminated, respectively. All must satisfy the same output specifications.

g. JEDEC Standard, "Standard for operating voltages and interface levels for low voltage emitter-coupled logic (ECL) integrated circuits," Electronic Industries Association, JESD8-2, March 1993.

h. PECL (Positive ECL) is ECL run with a +5V supply. See Cleon Petty and Todd Pearson, "Designing with PECL (ECL at +5.0V)," Motorola Application Note AN1406, Feb. 1998.

i. LVPECL (Low-Voltage PECL) is ECL run with a +3.3V supply.

High Speed PCB Design:Lecture-4

© Rashad.M.Ramzan 2010-11

# Types of Si IC technology



Silicon Gate CMOS is technology of Choice today for +90% digital Circuits.





- Must be able to drive heavy capacitance.
- Must have very Low output impedance.







# Load Buffer has to Drive





# **CMOS** Inverter





# Limitation of Single Ended Output Buffer

- Single stage can not drive the out of Chip capacitance.
- Solution : Progressive increase in Size, stages of progressively larger transistors

Use 
$$n_{opt} = ln(C_{big}/C_g)$$

Scale by a factor of 
$$\alpha = e$$
 (gives best results)



# My Design: Differential O/P Buffer

- MCML Buffer to Drive 50  $\Omega$  load (1.5 GHz)
- 0.35um CMOS Technology





©Fraunhofer IIS Germany High Speed PCB Design:Lecture-4

© Rashad.M.Ramzan 2010-11

11



© Rashad.M.Ramzan 2010-11

# Limitation of Single Ended Output Buffer



# CMOS Single-ended Receivers<sup>6</sup>

When input buffer has to drive many loads on the chip like CLK the Multi-stage technique is also used in input buffer.



CMOS inverter-based single-ended receivers: (a) simple inverter, (b) inverter with feedback.

# Differential Signal Driver and Receiver



- Uses two transmission lines
- Voltage measured between the transmission lines
- Voltage Swing +/- IR<sub>L</sub>
- Parallel termination or Source termination used
- Keep power supply noise to a minimum
- Ideally suited for high data rates

High Speed PCB Design:Lecture-4

© Rashad.M.Ramzan 2010-11

15

# **CMOS** Differential Receivers



Two circuit topologies for implementing differential receivers.

# **IBIS** Models



- What is IBIS?
- There are two choices:
  - Find and use an existing model
  - This option is your least expensive choice by far
- Create a new model
- The second option will be briefly
  - explained because
    - You might need it!!
    - You need to understand making a model when you're going to encounter multiple mistakes to correct.

High Speed PCB Design:Lecture-4

© Rashad.M.Ramzan 2010-11



- IBISver 1.0; Released April 1993
- <u>IBISver 1.1</u>; Released June 1993 at DAC, Dallas
- IBISver 2.0; Ratified June 1994 at DAC, San Diego
- IBISver 2.1; ANSI/EIA-656 Approved Dec. 1995
- IBISver 3.0; Ratified June 1997 at DAC, Los Angeles
- **IBISver 3.1**; Editorial changes implemented.
- IBISver3.2; ANSI/EIA-656-A ratified Sept 1999.
- <u>IBISver4.0</u>; IBIS version 4.0 ratified July 2002 by the IBIS OF
- IBISver4.1; IBIS version 4.1 ratified February 2004 by the IBIS OF
- IBISver4.2; IBIS version 4.2 ratified June 2006 by the IBIS OF
- <u>IBISver5.0</u>; IBIS version 5.0 ratified Aug 2008 by the IBIS OF



17



# **IBIS** Models



# • Earlier Modeling Techniques

- Like SPICE use the actual designs and reveal sensitive information about buffer design and underlying fabrication technology.
- SPICE based models are SLOW.
- Solution is IBIS models
  - IBIS: IO Buffer Information Specification
  - Available from most IC vendors
- http://www.eigroup.org

High Speed PCB Design:Lecture-4

© Rashad.M.Ramzan 2010-11

19

# Finding and Using Existing IBIS Models

- The web start at:
  - http://www.vhdl.org/ibis/
  - http://www.freelists.org/archives/si-list
  - http://www.qsl.net/wb6tpu
  - http://www.freelists.org/webpage/si-list
- Vander (Portal, cadence) libraries
- The supplier
- The SI reflector
- Similar Parts 3rd party custom
- Usage: Depends upon Simulator

# Blocks for Simple IO Buffer



# Basic Building Block of IBIS Model



# **Block diagram of CMOS buffer**

# Basic CMOS Buffer Model



© Rashad.M.Ramzan 2010-11

High Speed PCB Design:Lecture-4

Parts of Basic IBIS Model
Four I-V Curve

Pull-up and Power Clamp
Pull-down and GND Clamp

Pull-down and GND Clamp
dv/dt rise

dv/dt rise
dv/dt fall

Die Parasitic

Capacitance; c\_comp

Package Parasitic

Capacitance
Resistance

– Inductance

23

# **IBIS Model Generation Flow**



Input and Output Buffer



The output model is characterized by the following dc electrical data, ac or switching data, and parameters:

- 1. Pull-Up and Pull-Down Curves
- 2. Power and GND Clamp Curves
- 3. Ramp Rate
- 4. Rising and Falling Waveforms
- 5. C\_Comp
- 6. Package Parameters



# Pull-up & Pull-down Data

- Define drive strength of the device.
- Obtained by characterizing the two transistors in the output
- Pull-up data describes the I/V behavior when the output is logic high (PMOS off).
- Pull down data shows the when the output is in a logic low state (NMOS transistor.
- Data needs to be acquired from - $V_{DD}$  to 2  $V_{DD}$ . range covers the region where undershoot, overshoot, and reflections in the transmission line could happen.



High Speed PCB Design:Lecture-4

© Rashad.M.Ramzan 2010-11



# Power and GND Clamp Curves

- These curves are generated when the output is in a high impedance state.
- The GND and power clamp data represent the electrical behavior of the output when the GND clamp and the power clamp diodes are turned on, respectively.
- The GND clamp is active when the output is below ground, and the power clamp is active when the output is above VDD
- Data needs to be acquired from -V<sub>DD</sub> to V<sub>DD</sub> GND and V<sub>DD</sub> to V<sub>DD</sub> for PWR clamp.

High Speed PCB Design:Lecture-4

© Rashad.M.Ramzan 2010-11



29

# Ramp and Switching Waveforms

- The ramp rate (dV/dt) describes the transition time when the output is switching from the current logic state to another logic state. It is measured at the 20% and 80% points with a default resistive load of 50 Ω.
- For a standard push/pull CMOS, four different waveforms can be generated: two rising and two falling. Load connected to  $V_{DD}$ and the other with the load connected to GND.

i		
[Falling Waveform] 🖛 swite	CHING WAV	EFORMS
R_fixture = 50.0000		
V_fixture = 0.00000		
0.00000s 1.04159V	NA	NA
560.000ps 1.03353V	NA	NA
6.60000ns 15.5525mV	NA	NA
9.98000ns 11.3165mV	NA	NA
ri		
[Ramp] 🚽 RAMP RATE		
variable typ min max		
dV/dt_r 613.749m/1.89595n	NA	NA
dV/dt_f 841.756m/1.65434n	NA	NA
$R_{load} = 50.00000 hms$		
[End]		



# C\_Comp and Package RLC





# Model Validation

- IBIS file is validated using Golden Parser, also known as ibischk3.
- Checks to ensure the syntax and structure of the file complies with the IBIS specification.
- Available at <u>http://www.eigroup.org/ibis/tools.htm</u>
- Next, the user should make a visual inspection of the I/V and V/T curves generated from the file and make sure that the results are as expected. This can be done using a Visual IBIS Editor from Innoveda, available at the IBIS website at no charge.
- Last step is to compare the results with SPICE measurement and finally with Silicon measurement.





# Quality Level of IBIS Model



High Speed PCB Design:Lecture-4

© Rashad.M.Ramzan 2010-11

33

# Data Required for IBIS Model - Preamble

Keyword	Description		Where to Get?			Notes
		ds	sp	ms	lg	
[TDTC Vor]	Version of IBIS					Don't confuse with [File
[IBIS VEL]	Syntax used in file	_	-	-	-	Rev]
[Tile News]	Name of the model					
[FILE Name]	file	-	-	-	-	Must end in .ibs
	Revision of the					Numbers have meaning (e.g.,
[FIIE Rev]	model file	-	-	-		2.x means correlated)
[Common and ]	Name of the	1				
[Component]	component modeled	1				
[Manufagturor]	Manufacturer of the	1				Even second sources might
[Manufacturer]	component	1				have unique models
	Global Packaging	2	ſ	4	1	Default R_pkg, L_pkg, C_pkg
[Package]	Parameters	4	3	4	T	to use on all comp. pins
[Dim]	Pinout of the	1				Maps pin# to signal_name to
[Pin]	component					model type (opt. pin RLC)

Preamble, up to I/O [model]s - lists most common sources of information: ds=datasheet, sp=spice, ms=measurement, lg=legacy, borrowed from similar device models High Speed PCB Design:Lecture-4 © Rashad.M.Ramzan 2010-11

# Data Required for IBIS Model - MODELS

One of the comp- onent's I/O Models Type of I/O cell: Input, 3-state, etc Die capacitance of I/O cell Specified operating	ds - 1	<b>sp</b> - 2	ms -	lg –	Marks the beginning of the I/O's full description
One of the comp- onent's I/O Models Type of I/O cell: Input, 3-state, etc Die capacitance of I/O cell Specified operating	- 1 1	- 2	-	-	Marks the beginning of the I/0's full description
onent's I/O Models Type of I/O cell: Input, 3-state, etc Die capacitance of I/O cell Specified operating	1	2	_	-	I/O's full description
Type of I/O cell: Input, 3-state, etc Die capacitance of I/O cell Specified operating	1	2			· · · · · · · · ·
Input, 3-state, etc Die capacitance of I/O cell Specified operating	1	2			[Model] sub-parameter, 16
Die capacitance of I/O cell Specified operating	1				defined types
I/O cell Specified operating	L 1	2	2	0	[Model] sub-parameter, ofter
Specified operating		2	5	Ч	inaccurate
	1				
range on I/O cell	1				Vcc, with tolerances
Low-state Driver	2	1	2	4	Must include at least
V/I Curve	3	Т			typical data
High-state Driver	2	1	2	4	Data listed is "Vcc
V/I Curve	5	Т			Relative" not ref. to GND
V/I Curve of ESD	2	1	2	4	Clamping characteristics
(Diode) structure	3	1	2		below ground
V/I Curve of ESD	2	1	0	4	Clamping characteristics
(Diode) structure	5	Ţ	2	Ŧ	above Vcc
Edge Rate of	2	1	2	4	Expressed as 20%-80% dv/dt
	4	T	3	4	into 50 Ohms to Vcc or GND
[Pulldown]/[Pullup]	-	-	-	-	That's all!
	Edge Rate of [Pulldown]/[Pullup] End of the file	Edge Rate of [Pulldown]/[Pullup] End of the file -	Edge Rate of [Pulldown]/[Pullup] 2 1 End of the file	Edge Rate of [Pulldown]/[Pullup] 2 1 3 End of the file	Edge Rate of [Pulldown]/[Pullup]2134End of the file

IBIS Models normally have numerous [Model]s, most common source of data: ds=datasheet, sp=spice, ms=measurement, lg=legacy Design:Lecture-4 © Rashad.M.Ramzan 2010-11

High Speed PCB Design:Lecture-4

35

# **IBIS** Text Style

[Pull-down]				[Pull-up]			
Voltage	I(typ)	I(min)	I(max)	Voltage	I(typ)	I(min)	I(max)
-5 -4 -3 -2 data omi 10	-177.7m -149.5m -117.5m -81.4m tted 139.4m	-165.8m -138.8m -108.5m -74.5m 128.6m	-189.6m -160.1m -126.5m -88.3m 150.2m	-5 -4 -3 -2 data on	-223.0m -197.4m -161.8m -125.3m nitted	-204.0m -190.7m -156.6m -118.6m	-242.0m -204.0m -167.0m -132.0m

[GND_clamp]				[POWER_clamp]					
Voltage	I(typ)	I(min)	I(max)	Voltage	I(typ)	I(min)	I(max)		
_	100.0	<b>N</b> T 4		-5	18.4m	NA	NA		
-5	-188.3m	NA	NA	-4	11.6m	NA	NA		
-4	-144.9m	NA	NA	-3	3.5m	NA	NA		
-3	-109.3m	NA	NA	-2	0.8m	NA	NA		
-2	-58.9m	NA	NA	data omi	tted				
data omit	ted			10	0.11	NA	NA		

# **IBIS** Text Style



				[Package]			
IRampl				   R_pkg L_pkg C_pkg	typ 52mohm 6.425nH 0.875pF	min 51mohm 3.33nH 0.4pF	max 53mohm 9.52nH 1.35pF
dV/dt_f dV/dt_r	typ 1.98/58p 1.55/158p	min 1.87/60.5p 1.46/160p	max 2.09/56.9p 1.64/177p	data omittee •   C_comp	d typ 2.33p	min 2.17p	max 3.14p

37

37

# Gathering Data From Datasheets

- All datasheets have:
  - component name, manufacturer, pinout, vinl, vinh, voltage range
- Most datasheets have:
  - model\_type, testloads, c\_comp
- Few datasheets have:
  - vi curves, ramp rates, package RLC
- No datasheets have:
  - pin (power bus) mapping, v/t curves
- However, good interface specifications have it all!



# **Correlating Waveforms**





# Assembly Techniques Through Hole Devices (THD) and Surface Mount Devices (SM)

# Joining Methods in Electronics

- Electric Welding
- Gas Welding
- Brazing
- Friction Welding
- Cold Welding
- Soldering

High Speed PCB Design:Lecture-4



© Rashad.M.Ramzan 2010-11

41

## **Soldering Principle** Concept of contact angle and wetability **Types of** solder Soldering flux oxide film •Hand Soldering •Drag Soldering solder •Wave Soldering plate •Reflow Soldering θ 2 3 1 4 30 degree or less

High Speed PCB Design:Lecture-4

# Soldering Principle

# Solder wicking due to surface tension





High Speed PCB Design:Lecture-4

© Rashad.M.Ramzan 2010-11

43

# **Electronics Assembly**

- Soldering Principles
- THD Assembly
  - Component Insertion (Hand or Auto Insertion)
  - Hand Soldering or Wave Soldering
- SMD assembly
  - Solder paste Application
  - Adhesive Application
  - Placing the Parts
  - Reflow Soldering

# THD Assembly -Wave Soldering



# THD Assembly -Hand Soldering CONICAL O PYRAMID PYRAMID PYRAMID O PYRAMID O O PYRAMID PYRAMID PYRAMID PYRAMID O O PYRAMID PYRAMID



# SMD Assembly- Solder paste Application



High Speed PCB Design:Lecture-4

© Rashad.M.Ramzan 2010-11

47

# SMD Assembly- Adhesive Application

ADHESIVE LOADED PIN CLINCHED LEADS SMD FOOTPRINT	
	uto

•	Pin Transfer
•	Pressure Syringe
•	Screen Transfer
Method	Advantages
Pin transfer	Compact system simple, little maintenance,
	simultaneous dot placement, accepts pre-loaded
	mixed print boards, controls adhesive quantity
Screen	Simultaneous dot placement, simple process,
Transfer	uniform dot height
Pressure	Handles irregular surfaces, accepts mixed-print
Syringe	boards, control adhesive quantity, closed system
	not subject to outside influences, accepts most
	adhesives

High Speed PCB Design:Lecture-4



# SMD Assembly- Reflow Soldering

Circuit board is run through a reflow soldering oven. Where the solder paste liquefies, and electrically connects the SMT component terminations to the circuit board land patterns. As the circuit board moves out of heating zone the liquid solder solidifies mechanically fixing the SMT components to the circuit board.





# Soldering Temperature Profile: Reflow



Advantage: Reflow Soldering







# Summery: Assembly

- Usually Assembly and Manufacturing of PCB take place at two different places.
- These processes are not that simple as they appear on the slides.
- Green (lead and toxic free) products are being promoted, Which makes the process costly and more complicated.
- The exact and correct recipes is not fixed, has to be tuned with particular machine and raw material supplier.
- Quality of raw material should be strictly controlled.



# Wakeup Please lets have Some Food....



High Speed PCB Design:Lecture-1

© Rashad.M.Ramzan 2010-11

55