

# Crosstalk & Parallelism

Rashad.M.Ramzan, Ph.D FAST-NU, Islamabad

# Today's Topics

- Crosstalk and Parallelism
  - Overview
  - Definition, Sources and Dependence
  - Crosstalk Models for simulation
  - Near End and Far End Crosstalk
  - Crosstalk dependence on termination
  - Impedance variation due to crosstalk
  - Case Study



# Noise: Cumulative Overview



High Speed PCB Design: Lecture-6 © Rashad.M.Ramzan 2010-11





• Crosstalk depends upon data pattern, line to line spacing and switching rates.



# Crosstalk Circuit Model



Inside IC: Cap Dominates



High Speed PCB Design: Lecture-6 © Rashad.M.Ramzan 2010-11

### Crosstalk: Mutual Capacitance & Inductance



- · Current induced by capacitive coupling goes to both directions
- · Current induced by inductive coupling goes opposite to the drive current

$$I_{near-end} = I(L_m) + I_{near}(C_m)$$
$$I_{far-end} = I_{far}(C_m) - I(L_m)$$

High Speed PCB Design: Lecture-6

© Rashad.M.Ramzan 2010-11

9

# Near end and Far end Crosstalk



•Far end cross talk will begin at time t=Td and will have duration equal signal rise or fall time.

•The amount and shape depends upon the coupling and termination

Far end crosstalk pulse

arrives at time=TD



# Near-end and far-end crosstalk



High Speed PCB Design: Lecture-6

© Rashad.M.Ramzan 2010-11





- The negative blip size at the far end is proportional to the total mutual inductance.
- Lengthening the line increases the size of blip at D.
- Height of the positive reverse coupling peak length of line.

# Capacitive Coupling (Forward & Reverse)



- The two forward effects cancel at D.
- Striplines are well balanced between inductive and capacitive coupling.
- Microstrip electric field lines travel through air (cap coupling smaller) yielding small negative forward coupling coefficient.

High Speed PCB Design: Lecture-6

© Rashad.M.Ramzan 2010-11



# Total Crosstalk

#### **Combining Mutual Inductive and Capacitive Coupling:**

• Amplitude of the crosstalk waves may be approximated by

$$V_{f} = \frac{1}{2} \left\{ \frac{L_{M}}{L} - \frac{C_{M}}{C} \right\} \frac{T_{P}}{T_{r}} V_{d}$$
$$V_{b} = \frac{1}{4} \left\{ \frac{L_{M}}{L} + \frac{C_{M}}{C} \right\} V_{d} \text{ (for } T_{r} < 2T_{P} \text{)}$$

• Forward crosstalk could be made zero by a proper line arrangement

# Total Crosstalk



#### How Near-End Crosstalk becomes a Far-End Problem



#### 15

Near, Far end Crosstalk & Termination



Digital crosstalk noise as a function of victim termination.

High Speed PCB Design: Lecture-6

© Rashad.M.Ramzan 2010-11



# Odd and Even Mode Fields



# Crosstalk: Switching Pattern Dependence



a: Aggressors Switching in Same Direction



b: Adjacent Interconnect Grounded

These are simulated eye diagrams for parasitics extracted for a 0.05 micron technology with an inter-layer dielectric thickness of 0.21 microns

c: Aggressors Switching in Random Fashion

Fig. 3: Eye Diagrams for 700 MHz Signaling Over 1.5 mm Metal 1 Interconnect for parasitics extracted for a 0.05 micron technology with minimum spaced wire geometry.

High Speed PCB Design: Lecture-6

6.2

4.10

20

8.8

© Rashad.M.Ramzan 2010-11

19

## Crosstalk: Switching Pattern Dependence



High Speed PCB Design: Lecture-6

© Rashad.M.Ramzan 2010-11



# Noise-on-Delay Effect: Crosstalk





# Example



Cross-talk=C<sub>M</sub>R<sub>(input R of</sub> Rise time  $T_{\rm RMS} = 5 \, \rm ns$ receiver) /T<sub>r</sub> Logic package It is still OK, if the input 4 pF has a parallel small R of Vcc Clock 75 $\Omega$ . Cross-talk=3%.  $R_1$ R2 If R2 = 10K (ie Open 10K 10K 2 Reset Collector), S Q crosstalk=800%. R Rule: Add capacitors С 2 0.01 0.01 connected to large pull-Add these capacitors to prevent crosstalk up resistors for reducing between the clock and inputs R and S cross-talk.

High Speed PCB Design: Lecture-6

© Rashad.M.Ramzan 2010-11







# Crosstalk in Slotted GND Plane



Slotted GND planes are a big mistake:



You may be tempted to do this when you run out of room on the regular routing layers and *cram* a trace in on the GND plane.

The effective inductance in series with A-B is approximated by:

$L = 5D\ln\left(\frac{D}{W}\right)$	
-------------------------------------	--

D = perpendicular extent of current diversion away from signal trace, in.W = trace width, in.

Inductance is almost completely independent of slot width.

High Speed PCB Design: Lecture-6

© Rashad.M.Ramzan 2010-11





# Crosstalk in Slotted GND Plane

The worse case is a long line with the apparent arc resistance on either side of the inductance is  $\mathbf{Z}_0$ .

The results 10-90% rise time of the L/R filter (weighted in with the natural signal rise time) is:

$$T_{10-90 \text{ L/R}} = 2.2 \frac{L}{2Z_0} \longrightarrow T_{\text{composite}} = \sqrt{(T_{10-90 \text{ L/R}})^2 + (T_{10-90 \text{ signal}})^2}$$

For a short line driving a heavy capacitive load C, the 10-90% rise time (assuming critical damping) is:  $T_{10-90} = 3.4\sqrt{LC}$ 

The cross coupling voltage is derived by the mutual inductance and the time rate of change in current in the driver.  $V_{\text{crosstalk}} = \frac{\Delta I}{T_{10,00}} L_M$ 

For a long line, the  $\Delta I$  is the drive voltage/characteristic impedance.

$$V_{\text{crosstalk}} = \frac{\Delta V}{T_{10-90}Z_0} L_M$$

High Speed PCB Design: Lecture-6

© Rashad.M.Ramzan 2010-11

# Crosstalk in Crosshatched GND Plane



High Speed PCB Design: Lecture-6

© Rashad.M.Ramzan 2010-11

 $L_M = \frac{5Y \ln(X/W)}{1 + (D/X)^2}$ 

**Crosstalk with PWR and GND Finger** 



Both power and GND are routed on the same layer.

The diversion of the current introduces a huge amount of self and mutual inductance, both modeled as.

X = board width!  $L \approx 5 Y \ln\left(\frac{X}{W}\right)$ W = trace width Y = trace length

# Guard Rings: Reduce the Crosstalk

These are used a lot in analog design: Can reduce crosstalk by an order of magnitude Signal trace Signal trace

However, for digital, *solid GND planes* provide most of the benefits of guard traces (guard traces add very little).

As a rule of thumb, coupling between microstrip signal lines is *cut in half* by inserting a third line (GNDed at both ends) between them.

Coupling is halved yet again if the third line is *frequently* tied (through vias) to the GND plane.

In digital with a solid GND plane, the reduction in crosstalk is not significant even if it's possible to insert a *guard* trace between two traces.

High Speed PCB Design: Lecture-6 © Rashad.M.Ramzan 2010-11



31

# How much Crosstalk?

#### How much crosstalk is too much?

- Crosstalk level of 1-3% between adjacent wires is fine
- Assumes that there exists solid ground plane
- Each wire interacts only with its nearest neighbours
- Cross-coupling from other more remote wires is negligible



# Rule to Minimize Crosstalk



- · Widen spacing S between the lines as much as routing restrictions will allow
- · Minimize H while achieving the target impedance of the design
- · Use differential routing techniques for critical nets, such as system clock if allowed
- · Routing adjacent metal layers orthogonal if there is significant inter-layer coupling
- If possible, routing the signals on a strip layer or as an embedded microstrip to eliminate velocity variation.
- Minimize parallel run lengths between signals, routing with short parallel sections and minimize long coupled sections between nets.

© Rashad.M.Ramzan 2010-11

• If possible, use slow edge rates (with extreme caution on timing uncertainty)

```
High Speed PCB Design: Lecture-6
```

Case Study: False Triggering W=5.0 mil M1 (Signal layer) H=3.2 mil FR4 Dielectric ( 8. Component U1 Component M2 (Ground plane) **Ü**2 M3 (Power planer) M4 (Signal layer) **Problem:** 8 Bit wide Bus, Four Layer board Goals is to Determine: Driving Buffer Rs =  $30 \Omega$ 1. Self inductance and Capacitance. Swing = 2V, Length of trace= 5 in 2. Max impedance variation due to Center-Center Spacing =15 Mil, Crosstalk? Zo(with Out Cross talk) =  $50 \Omega$ 3. Max velocity variation due to  $\varepsilon_r = 4.0 (FR4)$ Crosstalk? Input Buffer capacitance << ignored 4. Input buffer at U2 will switch at 1.0V, Mutual inductance = 0.54 nH/in if there is possibility of false Mutual Capacitance = 0.079 pF/intriggering?

High Speed PCB Design: Lecture-6

# Case Study: False Triggering



#### 1. Self Inductance and Capacitance:

$$\begin{split} \varepsilon_{e} &= \frac{\varepsilon_{r} + 1}{2} + \frac{\varepsilon_{r} - 1}{2} \left[ 1 + \frac{12H}{W} \right]^{\frac{-1}{2}} + F - 0.217(\varepsilon_{r} - 1) \frac{T}{\sqrt{WH}} \\ \varepsilon_{r}(FR4) &= 4 \ , W/H = 5/3.2 \Rightarrow F = 0 \\ \varepsilon_{e} &= \frac{4 + 1}{2} + \frac{4 - 1}{2} \left[ 1 + \frac{12(3.2)}{5} \right]^{\frac{-1}{2}} + 0 - 0.217(4 - 1) \frac{1.0}{\sqrt{5.0(3.2)}} \\ \varepsilon_{e} &= 2.84 \\ v &= \frac{c}{\sqrt{\varepsilon_{r}}} = \frac{3.0 \times 10^{8} \text{m/s}}{\sqrt{2.84}} = 1.78 \times 10^{8} \text{m/s} \\ TD &= \frac{\text{length}\sqrt{\varepsilon_{r}}}{c} = \frac{5.0\text{in}}{1.78 \times 10^{8} \text{m/s}} (\frac{0.0254\text{m}}{1.0\text{in}}) = 713\text{ps} \\ TD &= \frac{c}{\sqrt{c}} = \frac{\sqrt{LC}}{\sqrt{L/C}} = \frac{142.6\text{ps}}{50} = 2.85\text{pF} \\ \Rightarrow L = TD \times Z_{o} = \sqrt{LC} \times \sqrt{L/C} = 7.13\text{nH} \end{split}$$
High Speed PCB Design: Lecture 6 @ Rashad.M.Ramzan 2010-11 35 \end{split}



Case Study: False Triggering

$$Z_{2,common} = \sqrt{\frac{L_{22} + L_{12} + L_{23}}{C_{22} - C_{12} - C_{23}}}$$
$$Z_{2,common} = \sqrt{\frac{7.13nH + 0.54nH + 0.54nH}{2.85 \, pF - 0.079 \, pF - 0.079 \, pF}} = 55.26 \, \Omega$$

$$TD_{2,common} = \sqrt{(L_{22} + L_{12} + L_{23})(C_{22} - C_{12} - C_{23})}$$
  

$$TD_{2,common} = \sqrt{(7.13nH + 0.54nH + 0.54nH)(2.85 \, pF - 0.079 \, pF - 0.079 \, pF)}$$
  

$$TD_{2,common} = 148.6 \, ps \, / \, in$$

High Speed PCB Design: Lecture-6

© Rashad.M.Ramzan 2010-11





39

# Case Study: False Triggering

$$\begin{split} Z_{2,diffrential} &= \sqrt{\frac{L_{22} - L_{12} - L_{23}}{C_{22} + C_{12} + C_{23}}} \\ Z_{2,diffrential} &= \sqrt{\frac{7.13nH - 0.54nH - 0.54nH}{2.85\,pF + 0.079\,pF + 0.079\,pF}} = 44.8\,\Omega \end{split}$$

$$\begin{split} TD_{2,diffrential} &= \sqrt{(L_{22} - L_{12} - L_{23})(C_{22} + C_{12} + C_{23})} \\ TD_{2,diffrential} &= \sqrt{(7.13nH - 0.54nH - 0.54nH)(2.85\,pF + 0.079\,pF + 0.079\,pF)} \\ TD_{2,diffrential} &= 135\,ps \,/\,in \end{split}$$

Variation in velocity and impadance  

$$44.8\Omega < Z_o < 55.26\Omega$$
  
 $135 \, ps < TD < 148.6 \, ps$ 

© Rashad.M.Ramzan 2010-11

High Speed PCB Design: Lecture-6





- There in no velocity variation due to Crosstalk in Striplines but there is in Microstrip.
- The nearest neighbor has greatest effect.
- Common mode (All bit in phase) and differential (only target out of phase) mode produce worst velocity and impedance variation.
- Low impedance line produces less impedance variation.
- The impedance of the trace is effected by the proximity of the neighbor traces even when they are not driven,
- Mutual parasitic falls off exponentially with trace-to-trace spacing.

High Speed PCB Design: Lecture-6

© Rashad.M.Ramzan 2010-11

