

Power Distribution, Decoupling Plane Stack-up and Grounding

Rashad.M.Ramzan, Ph.D FAST-NU, Islamabad



1

Today's Topics

- Power Distribution
 - Power Line Resistance
 - Power Line Inductance
- Power Planes
 - Decoupling Capacitors
 - PWR-GND Plane as Decoupling Capacitor
 - Layer Stack Up
 - Split Planes
- Grounding Techniques
 - One Point Grounding
 - Grounding for Mixed signal ICs
 - Slots in Ground Planes

Noise: Cumulative Overview



High Speed PCB Design:Lecture-8

© Rashad.M.Ramzan 2010-11

Elements of Power Distribution



Ref: Dennis Herrell and Benjamin Beker, "Modeling of Power Distribution Systems in PCs", pp. 159 – 162, EPEP '98.

3



5

Typical Digital Circuit



- Typically in 100Mhz Digital device with average current of 4A, actual current may exceed 20 A in first few ns of clock cycle.
- We can't effort 20 A supply??
- Other Factors
 - Supply(VCC. GND) Trace Resistance
 - Supply(VCC. GND) Trace Inductance

High Speed PCB Design:Lecture-8

© Rashad.M.Ramzan 2010-11



Inductive Drop



- All physical connections contain inductance
- Vsupply is on the corner of the PCB
- L1 and L2 are the package and PCB inductances
- Chip is a switch (as discussed earlier)

High Speed PCB Design:Lecture-8

Inductive Effect Pkg/PCB Chip L₁ \mathbf{V}_{dd} 000 **PMOS Transistor** V_{supply} L V_{load} 000 Gnd L_2 V_{load 4} $V_{load}(t) = V_{\sup ply}(1 - e^{-t/\tau})u(t)$ Chip $\tau = \frac{L_1 + L_2}{R}$ Voltage time Delay High Speed PCB Design:Lecture-8 © Rashad.M.Ramzan 2010-11 8

© Rashad.M.Ramzan 2010-11

7



Effective Inductance



- L_{eff} is the effective inductance for the <u>current loop</u>
- It is the inductance seen by the chip
- $L_{eff} = L_1 + L_2$

Effective Inductance





- L₁ and L₂ are the inductances of the voltage and ground connections
- Physical proximity of connections causes a mutual inductance
- Based on the direction of current in the inductors, the mutual inductance contribution to L_{eff} can be either additive or subtractive
- For voltage and ground connections, mutual inductance has a subtractive effect

High Speed PCB Design:Lecture-8

© Rashad.M.Ramzan 2010-11

11





For V_{supply} = 5V, R = 50 Ω , L1 = 1nH , L2 = 1nH, M=0.5nH

 $\tau = 20 \, ps$

 $L_{eff} = L_1 + L_2 - 2M = 1nH$

• Voltage and ground connections (via, planes...) should have large mutual inductance between them to reduce the effective inductance of the circuit



Supply Noise - Inside IC





C = 1pF ; Δ V = 10%V_{dd} ; Switching time = 100ps ; Logic gates = 1000

$$L_{eff} \leq \frac{\Delta V (\Delta t)^2}{N C V_{dd}}$$

Effective inductance desired = 1pH !!!!!





© Rashad.M.Ramzan 2010-11



Target Impedance Trends

•	Target impedance	is	falling	~1.6 <i>X</i> ,	every 3	years
---	------------------	----	---------	-----------------	---------	-------

_	(Power_Supply_Voltage)×(Allowed_Ripple)	$-\frac{2.5V \times 5\%}{-3.1mO}$
targ <i>et</i> —	Maximum _ Current	$40.3amp$ = $5.1ms_2$

Year of first production	1997	1999	2002	2005	2008
Chip technology	0.25um	0.18um	0.13um	0.10um	0.07um
Across Chip Frequency (MHz)	450	600	800	1000	1100
Max. Chip Power (W)	100	120	140	160	180
Max current (A)	40.3	66.7	93.3	133.3	180.0
Power Supply (V)	2.5	1.8	1.5	1.2	0.9
Target Impedance (mΩ)	3.1	1.3	0.8	0.45	0.25

High Speed PCB Design:Lecture-8

Ζ

© Rashad.M.Ramzan 2010-11

17



19

System Supply Design



Chip power supply noise is very much dependent on packaging. Chip-packaging co-design is needed for a good PDS design.

© Rashad.M.Ramzan 2010-11

High Speed PCB Design:Lecture-8

Typical Board Decoupling HUGE BIG SMALL TINY $\mathrm{L}_{\mathbf{ps}}$ L_{bulk} L_{via} ^Lplane power DC power leaded SMT supply planes capacitors capacitors (DC/DC converter) ultimate charge 100's uF source 0.01-100's uF pF's-100 nF charge Charge lead weighted Π glasses power bulk SMT power CL supply capacitors capacitors planes TOOR

© Rashad.M.Ramzan 2010-11

Decoupling Capacitor



•Charge Q is required to charge the load

- •This results in a current change ∆I in the loop
- •This is supplies by the decoupling capacitor \mathbf{C}_{d}
- •Capacitor therefore reduces the size of the current loop thereby reducing ΔV

```
High Speed PCB Design:Lecture-8
```

© Rashad.M.Ramzan 2010-11

```
21
```



High Speed PCB Design:Lecture-8







Capacitor becomes inductive past the resonant frequency

High Speed PCB Design:Lecture-8



47 nF

C /

Ideal vs. Real Capacitor

•ESR: Effective Series resistance •ESL: Effective Series Inductance

PACKAGE SIZE	ESL min (nH)	ESL max (nH)	
0402	0.54	1.90	
0603	0.54	1.95	
0805	0.70	1.94	
1206	1.37	2.26	
1210	0.61	1.55	
1812	0.91	2.25	
1815	0.98	1.96	
Radial Package	6.0	15.0	
Axial Package	12.0	20.0	



High Speed PCB Design:Lecture-8

© Rashad.M.Ramzan 2010-11



On boards with closely spaced power and ground planes: the location of the decoupling capacitors is not critical

the value of the local decoupling capacitors is not critical, but it must be greater than the interplane capacitance

the inductance of the connection is the most important parameter of a local decoupling capacitor

none of the individual local decoupling capacitors are effective above a couple hundred megahertz, plane capacitance supplies most of the charge

none of the local decoupling capacitors are supplying significant charge in the first few nanoseconds of a transition.

By Pass Capacitor Physical Layout





High Speed PCB Design:Lecture-8



Decoupling BGA Packages



BALL PITCH: 1.27mm



0,0000000000000

000000000000

Ő

SIGNAL BALLS

Low Inductance Packages



Recommendation



- For Boards of up to 500MHz
 - For High Pin Count ICs
 - Use 10-22uf tantalum Cap with Every 20-50 PWR-GND Pins
 - Use 0.1-0.001uf Ceramic (X7R etc)Capacitor with Every 1-5 Pins for decoupling.
 - For Low Count General Purpose IC
 - One one 10-22uf tantalum Cap for every 50mA of Current.
 - Use 0.1-0.001uf Ceramic (X7R etc)Capacitor with Every 1-3 Pins for decoupling.

High Speed PCB Design:Lecture-8

© Rashad.M.Ramzan 2010-11

33

On-Chip Decoupling Capacitor

Hand Calculation

 $C_d = I \frac{\Delta t}{\Delta V}$

(pessimistic)

 Δt : switching time, ΔV : allowed ripple voltage t_{ck} : clock period, I_{avg} : time averaged current.

$$C_d > \frac{I_{avg}}{\Delta V} \left(k_i t_{ck} + \frac{LI_{avg}}{\Delta V} \right)$$

$$k_{i} = \max_{t} \frac{\int_{0}^{t} (I - I_{avg}) dt}{I_{avg} t_{ck}}$$

Typically $k_{i} = 0.25 \sim 0.$





 $(k_i=1 \text{ for delta function}, =0.25 \text{ for triangle wave, } =0 \text{ for a DC current})$

Industrial Example

IBM Power4:~300nF of decoupling capacitors4172 power and ground pins, 2208 signal pins (C4)IBM Z900:~250nF on-chip decoupling capacitorsCompaq EV6:~320nF decoupling, occupy 15-20% chip area !

High Speed PCB Design:Lecture-8 © Rashad.M.Ramzan 2010-11



On-Module Capacitance





Power and Ground Planes and Split planes

Power Planes



- Power-GND Plane pair is very High Quality capacitor with extremely Low ESR and ESL.
- Gives a lot of ease for Power and Ground Distribution
- Shields from EMI and enhances EMC

High Speed PCB Design:Lecture-8

© Rashad.M.Ramzan 2010-11



High Speed PCB Design:Lecture-8 © Ra

© Rashad.M.Ramzan 2010-11



39

Popular Layer Stack-up

• No of Layers

 $N_{L} = 4 \log[D_{n} f_{CLK}]$ $D_{n} = Address or Data Bus$

 This is very Optimistic empirical Formula and good for frequencies > 50MHz

© Rashad.M.Ramzan 2010-11

- 66MHz, 32 Bit => 12 Layers, we can live with 8 or 10 layer if Component density is not too high.
- Typical Layer Stackup
 - 4 layers: layer 2,3 are power-ground
 - 6 layers: layer 2,5 are power-ground
 - 8 layers: Layer 2,7 are power-ground
 - 8 layers: Layer 2,4,5,7 are power-ground
 - 10 layer 2,8 are power-ground
 - 10 layer 2,4,7,9 are power-ground

High Speed PCB Design:Lecture-8



6 Layers: Comparison





Figure 5.26 Ten-layer stack.

Idealized Circuit Segmentation



High Speed PCB Design:Lecture-8

© Rashad.M.Ramzan 2010-11

43

Corresponding Split GND-PWR Planes



Split GND-PWR Planes: 100 Mils, No Hole



GND Planes

- Functions of ground planes
 - Provide stable reference voltages
 - Distribute power to devices
 - Control cross-talk between signals
- At high speed, the inductance of its return path is far more important than its resistance.



GND Planes are Mandatory

- Use Large Area Ground (and Power) Planes for Low Impedance Current Return Paths (Must Use at Least a Double-Sided Board!)
- Double-Sided Boards:
 - Avoid High-Density Interconnection Crossovers and Vias Which Reduce Ground Plane Area
 - Keep > 75% Board Area on One Side for Ground Plane
- Multilayer Boards: Mandatory for Dense Systems
 - Dedicate at Least One Layer for the Ground Plane
 - Dedicate at Least One Layer for the Power Plane
- Use at Least 30% to 40% of PCB Connector Pins for Ground
- Continue the Ground Plane on the Backplane Motherboard to Power Supply Return

High Speed PCB Design:Lecture-8

© Rashad.M.Ramzan 2010-11

47



High Speed PCB Design:Lecture-8

Grounding Techniques: One-Point GND



High Speed PCB Design:Lecture-8

© Rashad.M.Ramzan 2010-11

50

Separation of Digital and Analog GND РСВ РСВ ANALOG DIGITAL ANALOG DIGITAL GROUND GROUND GROUND GROUND PLANE PLANE PLANE PLANE Þ D D Δ

DIGITAL GROUND PLANE

© Rashad.M.Ramzan 2010-11

ANALOG GROUND PLANE

High Speed PCB Design:Lecture-8

SYSTEM

STAR GROUND BACKPLANE

v_D

51

POWER

SUPPLIES



Mixed Signal IC Grounding-1: Different Board





FPGA or DSP with Internal PLL



Mixed Signal Board Portioning



56

55

CLK from DGND to AGND



Slots in GND Planes





