

# SI Tools, DFM, Thermal Analysis and Rules of Thumb

Rashad.M.Ramzan, Ph.D FAST-NU, Islamabad



1

#### Summary

- Signal Integrity Tools
  - Simulation Tools: ... a lot of Manufacturers
  - TDR (Time Domain Reflectometry)
- DFM (Design For Manufacturability)
- Thermal Analysis
- Rule of Thumb, Every PCB Designer should remember

### Altium Signal Integrity

- Perform signal integrity analysis at the
  - capture stage and
  - during board layout.
- How its Helpful?
  - Identify potential problem areas before moving to PCB layout.

#### Capabilities

- Impedance determination
- Signal reflection and
- Crosstalk analysis
- Signal integrity screening is built into the Altium Designer design rules system, allowing to check for potential signal integrity violations as part of the normal board DRC process.

We will discuss more details in LAB sessions





High Speed PCB Desig: Lecture-10



5

#### SpecctraQuest (SI Tool)

File View Display Netlist Board Constraints Flo Analyze Audit Note Info Help	Active/0946_HydraXI	<ul> <li>Impedance</li> <li>Reflection</li> <li>Crosstalk</li> <li>EMI</li> <li>EMC</li> <li>Thermal Profiling</li> <li>Statistical Analysis</li> <li>Based upon</li> <li>IBIS Models</li> <li>SPICE Models</li> </ul>
"-/.cdsplotinit"  "/home/instal_dir/tools/plot/.cdsplotinit"  Plot file complete. - Command >	Cmd: Idle x, y: 3095.000, -380.000	

High Speed PCB Desig: Lecture-10



© Rashad.M.Ramzan 2010-11



#### **TDR Oscilloscope**





TDR oscilloscope is connected to the device under test via cables, probes and fixtures.

- TDR instruments are very wideband equivalent sampling of 18-20GHz.
- Principle:

- Transmission Line Theory

$$Z_{\text{DUT}} = Z_o \frac{1+\rho}{1-\rho}$$
$$\rho = \frac{V_{\text{reflected}}}{V_{\text{incident}}} = \frac{Z_{\text{DUT}} - Z_o}{Z_{\text{DUT}} + Z_o}$$

High Speed PCB Desig: Lecture-10

© Rashad.M.Ramzan 2010-11

7

#### **TDR Waveforms**



#### **TDR Waveforms**





#### **TDR Waveforms**



**Impedance deconvolution** algorithms for separating the responses at different time.

The Probe has its own impedance that generates the Ghost images

True impedance profile minimizes the multiple reflection effects and enables correlation between the TDR trace and the physical structure of the DUT.

High Speed PCB Desig: Lecture-10 © Rashad.M.Ramzan 2010-11

#### Measurement of Input Packages and Die capacitances



**Figure 5** - Compute input die and package capacitance from the TDR analysis. The capacitive value here is estimated to be 3.5 pF.

© Rashad.M.Ramzan 2010-11

High Speed PCB Desig: Lecture-10



High Speed PCB Desig: Lecture-10

11

#### **PCB** Cost Factors



- 1. Advance technologies
  - Laser Drilling
- 2. Increasing PCB Size (More Material Utilization)
- 3. Increasing no of Layers
- 4. Reducing Line width and Spacing
- 5. Increasing Drilled Hole Count
- 6. Reducing Drill Hole Diameters
- 7. Adding Buried Cap and resistors
- 8. Adding Blind Vias
- 9. Gold Plating Requirements
- 10. Improved HF Material (>> FR4)
- 11. Controlled Impedance
- 12. Via Plugging

High Speed PCB Desig: Lecture-10

© Rashad.M.Ramzan 2010-11

13



#### Land Pattern Generation

Comp. Identifier	JEDEC Number	L mm/in		S mm/in		W mm/in		T mm/in		n	A mm/in		B mm/in	
		min	max	min	max	min	max	min	ma	x ı	nin	max	Min	max
S08	MS-012	5.80	6.20	3.26	4.55	0.33	0.51	0.40	1.2	7 3	3.80	4.00	4.80	5.00
	AA	0.228	0.244	0.128	0.179	0.013	0.020	0.016	0.0	50 (	0.150	0.157	0.189	0.197
S014	MS-012	5.80	6.20	3.26	4.55	0.33	0.51	0.40	1.2	7 3	3.80	4.00	8.55	8.75
	AB	0.228	0.244	0.128	0.179	0.013	0.020	0.016	0.0	50 (	0.150	0.157	0.337	0.344
S016	MS-012	5.80	6.20	3.26	4.55	0.33	0.51	0.40	1.2	7 3	3.80	4.00	9.80	10.00
	AC	0.228	0.244	0.128	0.179	0.013	0.020	0.016	0.0	50 (	1150	0.157	0.386	0.394
	p		Т	-		Component	Ref. IPC	Z	G	X	Y	C	D	E
	- D		Ĵ	1982		Identifier	RLP No.	mm/in	mm/in	mm/in	mm/i	n mm/in ref	mm/in ref	mm i ref
			÷ لم	- +		508	300AR	6.60	2.86	0.65	1.87	4.73	3.81	1.27
		+						0.260	0.113	0.026	0.074	0.186	0.15	0.050
		Å	S	L		S014	302AR	6.60	2.86	0.65	1.87	4.73	7.62	1.27
		+				\$016	2044.0	0.260	0.113	0.026	0.0/4	0.186	0.30	0.050
		-911	5+	- 1		5010	JUTAN	0.260	0.113	0.03	0.074	4.73	0.09	0.050
→ I	?   ← →   ← W	Туре I	→ H +	onents									+ Y G +	



#### THD and Tooling Holes

- The finished hole size should be 7 mil greater then max pin width or diameter.
- Tooling Holes



High Speed PCB Desig: Lecture-10







#### Component Spacing to PCB via Holes



19

#### **Inspect-ability Requirement**



#### **Testing After Assembly**



### Via in SMT Pads



- In conventional Design via were not allowed in SMD pads (Reflow Soldering Sucks the Solder paste inside the via hole)
- In micro-via this is possible.
- Conventional Via is allowed when wave soldering is used for SMD

High Speed PCB Desig: Lecture-10

© Rashad.M.Ramzan 2010-11

21

#### Local and Global Fiducials



### Grounded Mounting Holes



- The conventional Hole is filled by solder during Wave soldering.
- The Hole is redesigned to avoid that, but still provides the GND connection through Vias.

© Rashad.M.Ramzan 2010-11

High Speed PCB Desig: Lecture-10

Chernal Analysis
For very high/Low Temperature Environments ,the Thermal Profiling of Board is Necessary.
For Simulation purposes simulation software's are available
For Practical measurements THERMAL CAMERS are used with Pseudo Coloring Schemes.

23

#### @900, 1800 and 3600 S and Steady State



High Speed PCB Desig: Lecture-10

© Rashad.M.Ramzan 2010-11

25

## PCB Design Approach and Rules of Thumb



#### PCB Design Approach

- Life is constant balancing act between value received at what cost in time and money.
- The signal Integrity Problem is no exception, there are three ways ......
- Rule of Thumb
  - Your intuition, order of magnitude correct answer.
- First Order Approximation
  - Quick estimate for early analysis
- Computer Simulation
  - Field Solver, SPICE and IBIS Models etc

High Speed PCB Desig: Lecture-10

















- Signal Integrity Tools
  - Simulation Tools: ... a lot of Manufacturers
  - TDR (Time Domain Reflectometry)
- DFM (Design For Manufacturability)
- Thermal Analysis
- Rule of Thumb, Every PCB Designer should remember



# Wakeup Please lets have Some Food....



High Speed PCB Desig: Lecture-10

© Rashad.M.Ramzan 2010-11

35